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Discrete event systemsIn the present era of complex systems like avionics, industrial processes, electronic circuits, etc., on-the-
fly or on-line fault detection is becoming necessary to provide uninterrupted services. Measurement lim-
itation based fault detection schemes are applied to a wide range of systems because sensors cannot be
deployed in all the locations from which measurements are required. This paper focuses towards On-Line
Testing (OLT) of faults in digital electronic circuits under measurement limitation using the theory of dis-
crete event systems. Most of the techniques presented in the literature on OLT of digital circuits have
emphasized on keeping the scheme non-intrusive, low area overhead, high fault coverage, low detection
latency etc. However, minimizing tap points (i.e., measurement limitation) of the circuit under test (CUT)
by the on-line tester was not considered. Minimizing tap points reduces load on the CUT and this reduces
the area overhead of the tester. However, reduction in tap points compromises fault coverage and detec-
tion latency. This work studies the effect of minimizing tap points on fault coverage, detection latency
and area overhead. Results on ISCAS89 benchmark circuits illustrate that measurement limitation have
minimal impact on fault coverage and detection latency but reduces the area overhead of the tester.
Further, it was also found that for a given detection latency and fault coverage, area overhead of the pro-
posed scheme is lower compared to other similar schemes reported in the literature.
 2016 Karabuk University. Publishing services by Elsevier B.V. This is an open access article under the CC
BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).1. Introduction
With the advancement of technology and larger scales of pro-
duction, intelligent automation systems are increasingly making
their presence felt in all aspects of engineering such as avionics,
industrial processes, manufacturing systems, transportation sys-
tems, electronic systems, etc.[1,2]. Due to the increase in complex-
ity of these systems, there is also a rise in the number of faults
occurring in them. Such systems are required to be always avail-
able when needed and maintained on the basis of their current
condition monitoring, rather than scheduled or breakdown main-
tenance [3,4]. In other words, the classical philosophy of perform-
ing burn-in tests after production and deploying the system with
the assumption of fault free behavior thereafter may not be valid.
So, On-line Testing (OLT) i.e., on-line fault detection is becoming
an indispensable part of testing [5–8].
Several approaches to on-line fault detection have been
reported in the literature and can be broadly classified as fault-tree based analysis [9], expert system based methods [10],
machine learning techniques [11,12] and model based methods
[13–15]. Any kind of automated reasoning, ranging from fault
detection to stability analysis of complex systems, can be achieved
efficiently through model based representations. In a model based
approach, a detailed process model is constructed first. The system
states are estimated from this model and the corresponding fault
condition is determined based on the values of the measurable sys-
tem parameters. The commonly used model based techniques are
analytical redundancy based methods [16], Discrete Event System
(DES) model based methods [13–15], Hybrid System (HS) model
based methods [17,18], etc. DES model based methods are used
for fault detection for a wide range of applications because of sim-
plicity of both the model and the associated algorithms. Further,
most systems, even with continuous dynamics, can be viewed as
DESs at some level of abstraction. A DES is characterized by a dis-
crete state space and some event driven dynamics. The core idea is
to develop the normal and faulty DES models corresponding to
normal and abnormal scenarios of the system. Subsequently, a
detector which is a state estimator is built that determines
whether the system is operating under normal, fault or un-
certain conditions.
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detection is sensors that measure the system parameters continu-
ously, which in turn are used by the detector [19–21]. The more
the number of parameters that can be measured by the sensors
and given as input to the detector, the higher is the number of
faults that can be detected. However, many factors like cost, phys-
ical conditions involving extremely high temperature, etc. limit the
feasibility of deploying sensors in all the required points in the sys-
tem. So, instead of measuring all parameters, a subset of parame-
ters are measured and fault detection is performed by the
detector only based on such measurements [20,21]. Thus, fault
detection under limitation on measuring system parameters i.e.,
measurement limitation is an important area of research [20,21].
In VLSI circuits, fault detection is one of the major challenges to
achieve acceptable quality of service [22]. Moore had predicted in
his seminal paper [23] that transistor density of VLSI circuits would
double every 18 months. The prediction has proved to be correct
and at present we have reached the Deep Submicron (DSM) era,
where single chip implementation of complex systems, network
of processor cores, etc. have been successfully fabricated. DSM VLSI
circuits involve millions of transistors on a single chip and the
operation speed is at the level of GHz.; such high complexity of fab-
rication also increases the possibility of faults in the fabricated
chips [22,24]. Traditional testing schemes like Automatic Test
Equipment (ATE) based testing, Built in Self Test (BIST), etc. cannot
detect many of these faults. ATE based testing, also called manufac-
turing test involves connecting the fabricated chip to the tester,
applying test patterns and comparing with golden response
[25,22]. In BIST, every time before powering up the circuit it is
tested using on-chip pattern generator and response analyzer
[26]. However, in DSM circuits probability of development of faults
during operation is also being observed frequently [27–29]. To
elaborate, such faults were not present during manufacturing or
during powering up of the circuit, but developed on-the fly during
its operation. So classical manufacturing test and BIST cannot
detect faults that occur during operation of the circuit. To detect
these faults that develop on the fly, a new test methodology called
On-Line Testing (OLT) is required. OLT of circuits can be defined as
the procedure to enable integrated circuits to verify the correctness
of their functionality during normal operation by checking whether
the response of the circuit conforms to its desired dynamic behavior.
OLT for digital circuits is being studied for the last two decades
and can be broadly classified into the following main categories,
(i) Signature monitoring in Finite State Machines (FSMs) [30,31],
(ii) Self-checking design[28,32,33], (iii) Partial replication [34–
36]. (iv)On-line Built-in-Self-Test (BIST) [37–39]. OLT techniques
have emphasized on keeping the schemes as non-intrusive as pos-
sible (i.e., minimal change to the original circuit), totally self-
checking, low area overhead, high fault coverage (mainly single
stuck at faults), low detection latency etc. However, in the DSM
era, several other factors need to considered for OLT namely, cov-
erage for advanced fault models (e.g., bridging faults, delay faults
etc.), scalability, flexibility of area overhead of the tester versus
fault coverage and detection latency etc. Some important contribu-
tions in this area are [27,40,35,36].
The on-line tester circuitry executes concurrently with the CUT
and needs to tap certain lines of the CUT. These tap points can be
considered as sensors for the tester. As the on-line tester is fabri-
cated on the same chip with the CUT, any point of the CUT can
be tapped. This enables the measurement of any required digital
parameter of the CUT by the tester. So, most the above mentioned
OLT techniques have ignored the issue of tap points or measure-
ment limitation. However, tapping of lines of any circuit results
in increase of load (fanouts) on the gates which drive the tap points
[41]. To handle the increased load extra buffers are required, which
increase the area of the circuit. So if the on-line tester is designedwith high number of tapings in the CUT, it results in huge area
overhead. So, in this work we aim at design of on-line testers for
digital circuits, targeting minimization of tap points using the con-
cept of DES based fault detection with measurement limitation.
However, reduction in tap points also compromises fault coverage
and detection latency. Therefore, ‘‘number of tap points” can be
used as parameter to tradeoff area overhead versus fault coverage
and detection latency.
In this paper, we propose a DES based scheme for design of on-
line testers of digital circuits, targeting minimization of the num-
ber of tap points subject to fault coverage and detection latency.
Most of the operations for construction of the on-line tester are
based on Ordered Binary Decision Diagrams (OBDDs) [42]. OBDDs
represent Boolean functions in a compressed form. Further in
OBDDs, operations can be performed directly on the compressed
representation, i.e., without decompression. So complexity of the
on-line tester design is greatly improved by using OBDDs com-
pared to traditional data structures like Binary tree, FSM etc. The
time complexity of designing the on-line tester is also discussed
in this paper. Experimental results on ISCAS89 benchmarks have
been presented, which illustrate that measurement limitation
can be used as a tradeoff parameter to minimize area overhead
to a great extent, with minimal compromise in detection latency
and coverage. It was also found that for a given detection latency
and coverage, area overhead of the proposed scheme is lower com-
pared to other similar schemes reported in the literature.
The paper is organized as follows. In Section 2 we start with lit-
erature review on OLT followed by motivations and contributions
of the present work. Section 3 presents state based DES modeling
and FN-detector construction under measurement limitation. Sec-
tion 4 illustrates use of OBDDs to generate FN-detector efficiently.
The complexity of construction of the FN-detector is also discussed
in this section. Section 5 presents experiential results regarding
area overhead, fault coverage and detection latency versus mea-
surement limitation (i.e., tap point reduction) of the FN-detector.
Finally we conclude in Section 6.2. Literature review and motivation of the work
In this section we briefly discuss the major contributions
related to OLT of digital circuits and then build the motivation of
the present work. As already mentioned, OLT techniques for digital
circuits can be broadly classified into (i) signature monitoring in
FSMs, (ii) self-checking design, (iii) partial replication and (iv)
on-line BIST.
Signature monitoring in FSMs: Signature monitoring techniques
for OLT (of sequential circuits) work by modeling a circuit as
FSM and studying the state sequences during its operation. The
basic assumption is signature invariant property i.e., signature of
a circuit, obtained based on state sequence, is different under nor-
mal and faulty conditions. The feasibility of signature invariance is
proved in [43] and several authors have proposed implementations
based on this approach [44,30,31]. The hybrid signature monitor-
ing scheme reported in [30] detects control flow errors caused by
transient and intermittent faults. It is shown that the scheme has
offered very high fault coverage with low detection latency and
area overhead. In [31], a concurrent control flow error detection
and recovery mechanism has been proposed using encoded signa-
ture monitoring technique. The scheme recovers from most of the
control flow errors with relatively low performance overhead.
However, many times by default, signature invariance is not
present. In that case, redundant states need to be inserted and state
encoding is modified. So these schemes require re-synthesis and
re-design, which lead to a change in the original structure of the
circuit; they are accordingly termed as ‘‘intrusive OLT methodolo-
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application of these techniques difficult for practical circuits.
Self Checking Design: The technique of OLT using self Checking
Design based on error detecting codes was motivated from the
error detection and correction techniques used in communication.
The circuit output bits are augmented with some additional bits,
called check bits (using an additional logic), such that only under
normal condition the output augmented with the check bits is a
code word of the error detecting code chosen. Some error detecting
code based OLT schemes are Parity codes, Berger codes, m-out-of-n
codes [28], etc. The on-line tester (checker) verifies whether the
circuit output augmented with the check bits is a code word of
the error detecting code chosen. As a practical application, the resi-
due code technique is used in [32] for design of self checking mod-
ulo multiplier, which is used in various cryptographic systems. In
another work [33], D. P. Vasudevan and P. K. Lala have proposed
a new approach for designing of self checking carry select adder
of arbitrary size and the adder can detect both permanent and
transient stuck at faults online.
The area overhead for making circuits self checkable is usually
not high. However, this technique is also intrusive because some
special structure is required in the circuit to limit the scope of fault
propagation, which guarantees the self checking property. These
structures can be achieved by re-synthesis and re-design of the
original circuit and they may affect the critical paths in the circuit.
The above schemes mainly targeted stuck at faults, however, in
DSM era coverage for advanced fault models (e.g., bridging faults,
delay faults etc.) are required. OLT for Bridging Faults (BFs)
have been attempted in [45,27] using checkers based on coding
theory.
Partial replication: One of the most simple way of OLT is dupli-
cating the circuit itself and cross checking for similarity of output
responses. Even if the scheme is non-intrusive, the area overhead
is more than 100%. An interesting alternative to full hardware
duplication is presented by Drineas et al. in [34]. The scheme is
based on partial replication, where the replicated module is
replaced by a minimized version of the CUT. In the first step, a
complete set of test vectors for all the stuck at faults possible are
generated using Automatic Test Pattern Generation (ATPG) algo-
rithms. Following that, a subset of faults are selected and a subset
of test vectors for the selected faults are taken and synthesized into
a circuit that is used for OLT. It may be noted that ATPG algorithms
are optimized to generate the minimum number of test vectors
that detect all faults. As the scheme applies ATPG algorithms in a
reverse philosophy, so it becomes prohibitively complex for large
circuits. In [35,36,46], Biswas et al. have developed partial replica-
tion based OLT schemes using fault detection theory of DES. The
on-line testers designed using the DES based scheme are non-
intrusive, scalable, provide coverage for advanced fault models
(bridging, delay etc.), facilitate tradeoffs in area/power overheads
versus coverage/detection latency, etc.
On-line BIST: The technique of designing circuits with additional
on-chip logic, which can be used to test the circuit before it starts,
is called off-line BIST. Off-line BIST resources are now being used
for On-line Testing [37–39]. This technique utilizes the idle time
of the various parts of the circuit during operation to perform
on-line BIST. Thus, this is the only technique that provides both
on-line and off-line test facilities utilizing the same on-chip hard-
ware resources. There are three issues that are related to the per-
formance of on-line BIST namely, availability of idle time,
minimizing test length so as to fit within the idle time available
and test schedule. So the feasibility and efficiency depend on the
amount of idle time available. Therefore, this technique cannot
be effective for many circuits because for design efficiency the uti-
lization of circuit modules are kept high (there by having low idle
times).The on-line tester circuit is placed on-chip with the CUT. The
tester taps certain lines of the CUT, whose values are used to deter-
mine whether any fault has developed in the CUT. Such tap points
are analogous to sensors used in physical systems. Unlike physical
systems, where sensors cannot be placed at all desired locations, in
case of circuits the on-line tester can tap any point of the CUT. So,
all the above mentioned OLT techniques have emphasized on keep-
ing the scheme as non-intrusive (i.e., minimal changes to the orig-
inal circuit) as possible, totally self-checking, low area overhead,
high fault coverage, low detection latency, etc. but ignored the
issue of tap points. However, tapping of lines of a CUT results in
increase of load (fanouts) on the gates which drive the tap points
[41]. Such increase in load requires use of additional buffers that
increase area overhead [41]. So, if the concept of fault detection
under measurement (i.e., sensor placement limitation in case of
physical system) is applied for OLT of circuits, we can minimize
the tap points of the CUT and reduce the number of driving buffers.
This will minimize the area overhead of the tester. However, min-
imization in tap points also compromises fault coverage and detec-
tion latency. So, ‘‘number of tap point” can be considered as a new
design parameter to provide trade-offs between area overhead ver-
sus fault coverage and detection latency.
In this paper, we propose a DES based approach for OLT of dig-
ital circuits with measurement limitation. Specifically, the contri-
butions of this paper vis-a-vis the motivations are as follows:
 DES based design technique for On-line tester of digital circuits
with measurement limitation. A novel measurement limitation
DES based technique for design of on-line testers of digital cir-
cuits, targeting minimization of tap points has been proposed.
All the previous works on on-line tester design ignored the issue
of measurement limitation because the tester is fabricated on
the same chip with the CUT and any point of the CUT can be
tapped (measured) easily. However, we have shown that higher
the number of lines of the CUT that are measured by the tester,
higher is the area overhead. So the proposed scheme applies
measurement limited DES to reduce the tap points and mini-
mize the area overhead. However, reduction in tap points also
compromises fault coverage and detection latency. Therefore,
in the proposed scheme ‘‘number of tap points” is provided as
a parameter to tradeoff area overhead versus fault coverage
and detection latency.
 Scalable technique for on-line tester design using OBDD based
operations. The steps involved in the construction of the on-
line tester which are computationally complex (namely, (i)
determining the exhaustive set of fault detecting transitions,
(ii) determining the fault detecting transitions that retain their
capability to detect faults under the given measurement limita-
tion) are implemented using Ordered Binary Decision Diagrams
(OBDDs). OBDDs represent Boolean functions in a compressed
form and operations can be performed directly on the com-
pressed representation. So complexity of the on-line tester
design is greatly improved by using OBDDs compared to tradi-
tional data structures like Binary tree, FSM etc. The time com-
plexity of designing the on-line tester is also formally analyzed.
 Illustration of the fact that ‘‘lowering tap points by on-line tester
facilitates lower overhead at slight compromise in latency and fault
coverage”. The proposed on-line tester has been validated on
ISCAS89 benchmarks. The experimental results illustrated that
measurement limitation can be used as a tradeoff parameter
to the minimize area overhead to a great extent, with minimal
compromise in detection latency and fault coverage. To the best
of our knowledge, such observations regarding measurement
limitation, area overhead, detection latency and fault coverage
for on-line testers in digital circuits have been reported for
the first time in the literature. Also, the results revealed that
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proposed scheme is lower compared to other similar schemes
reported in the literature.
3. DES framework under measurement limitation: Circuit
modeling and FN-detector design
In this section, we model a digital sequential circuit having a
single clock using DES modeling framework.1 Fig. 1 illustrates the
basic block diagram of a sequential circuit with on-line tester. In this
paper we consider only the Next State Function (NSF) block and flip-
flops for OLT. The mechanism can be easily extended for the output
function block, which is a combinational circuit. The NSF block and
the flip-flops are extracted from the circuit and would be considered
for OLT (similar to the case in [35]). In other words, two sub-parts of
the circuit i.e., NSF block and the flip-flops are considered as the CUT.
A sequential circuit without the OF block is modeled as a DES
G ¼ hV ;X;X0;R;Ii, where V ¼ fv1;v2; . . . :;vng is a finite set of Boo-
lean variables, X is a finite set of states, X0#X is the set of initial
states, R is a finite set of input symbols and I is a finite set of tran-
sitions. The set V of variables can be partitioned into two subsets,
namely (i) S ¼ fv1;v2; . . . ;vkg representing the state variables
and (ii) I ¼ fvkþ1;vkþ2; . . . ;vng representing the input variables. A
state x 2 X is a mapping x : S ! f0;1g. Similarly, any input symbol
r 2 R is a mapping r : I ! f0;1g. Thus, a state is represented by a
binary k-tuple, where k ¼ dlog2jXje. Similarly, any input symbol
can be represented as a binary i-tuple, where i ¼ n k and
jRj ¼ 2nk.
All input and state variables are not measurable. Let Im  I and
Sm  S be the subsets of measurable input and state variables,
respectively. The unmeasurable state (input) variables correspond
to register-outputs (primary input lines) which are not tapped by
the on-line tester. The measurable input alphabet Rm ¼ frjIm such
that r 2 Rg and the measurable set of states Xm ¼ fxjSm such that
x 2 Xg.2
A transition s 2 I from a state xs to another state xþs is an
ordered three-tuple s ¼ hxs;rs; xþs i where, xs (initialðsÞ) is the ini-
tial state of the transition, xþs (finalðsÞ) is the final state of the tran-
sition and rs 2 R (inputðsÞ) is the input symbol of the transition.
3.1. Circuit modelling under single stuck-at (s-a) fault
Single s-a faults are represented in an DES model of a circuit
using the following steps:
 The variable set V is extended to include a subset C of
k ¼ dlgðpþ 1Þe status variables. Thus, V ¼ S [ I [ C, where S and
I are the sets of state and input variables respectively, as given
before.
 The state mappings are extended so that each becomes a map-
ping form S [ C to f0;1g.
S
x2XxðCÞ ¼ fN; F1; F2; . . . ; Fpg, where N stands for normal status
and Fi;1 6 i 6 p, stands for the ith fault status. The image xðCÞ
of C under x is called the fault label of the state x.
The set of status variables are unmeasurable. The DES model of
a circuit (capturing both normal and fault status) can be conve-
niently conceived as a collection of submachines, one for the nor-
mal condition and one each for the faults F1; F2; . . . ; Fp. The onset1 In this paper we consider sequential circuits only. The technique can be easily
adapted for combinational circuits because ‘‘combinational circuit can be modeled
equivalently as sequential circuit with a single state”.
2 xjSm is the restriction of values x to set Sm . For example, if x ¼ hv1v2v3i ¼ h110i
and Sm ¼ fv1;v2g, then xjSm returns h11i.of a fault Fi is captured by a transition from a state x with
xðCÞ ¼ N to a state x0 with x0ðCÞ ¼ Fi; such transitions are termed
as si-transitions (for the ‘‘start” of fault Fi) and are represented as
si ¼ hx1; T; x2i, where x1ðCÞ ¼ N; x2ðCÞ ¼ Fi and T stands for ‘‘true”.
Due to the occurrence of an si-transition, only the status variables
change their values from N to Fi. All other state variables remain
unchanged since the state register changes only at the triggering
edges of the clock depending upon the inputs. Thus, si-transitions
are unmeasurable. These transitions are asynchronous, i.e., they
need not occur at the triggering edges of the clock. Their enabling
conditions do not depend on any input variable combinations as
they are always true.
Under one notation, we use a flat indexing like x1; x2; . . . ; xl
when no distinction needs to be made among the submachine
boundaries (normal or faulty). According to the second notation,
the states for the normal submachine are designated as x0j;1 6 j,
and those of the Fi-submachine are designated as xij;1 6 j; likewise
for the transitions.
Definition 1 (N-state). A G-state is called normal (i.e., N-state),
denoted as x0j;1 6 j, if x0jðCÞ ¼ N. The set of all normal states is
denoted as XN.Definition 2. Fi-stateA G-state is called an Fi-state, denoted as
xij;1 6 j, if xijðCÞ ¼ Fi. The set of all Fi states is denoted as XFi .
In the sequel, a G-transition s0j ¼ hxs0j ;rs0j ; xþs0j i is called a nor-
mal G-transition if xs0j ; x
þ
s0j 2 XN . Similarly, a G-transition
sij ¼ hxsij ;rsij ; xþsij i is called a Fault Fi G-transition if xsij ; xþsij 2 XFi .
Since faults are assumed to be permanent, there is no transition
from any XN state to any XFi state.
Definition 3 (Measurement equivalent states). Two states x1 and x2
are measurement equivalent, denoted as x1Ex2, if x1jSm ¼ x2jSm .Definition 4 (Measurement equivalent transitions). Two transitions
s1 ¼ hxs1 ;rs1 ; xþs1 i and s2 ¼ hxs2 ;rs2 ; xþs2 i are measurement equiva-
lent, denoted as s1Es2, if xs1 jSm ¼ xs2 jSm , xþs1 jSm ¼ xþs2 jSm and
rs1 jIm ¼ rs2 jIm .
In other words, two transitions are measurement equivalent if
their source states are measurement equivalent, destination states
are measurement equivalent and so are the inputs.
Throughout this paper the simple example circuit given in Fig. 2
is used to illustrate the theory. A single s-a-1 fault F1 is assumed at
the fanout branch marked A. Fig. 3 shows the DES model for the cir-
cuit corresponding to the normal and faulty behaviour.
3.2. FN-detector for DES model of a circuit
Let us first consider the circuit of Fig. 2 under the case of full
measurement i.e., Sm ¼ S and Im ¼ I. Comparing the transitions
under normal condition with the corresponding ones after the
s-a-1 fault in the DES model given in Fig. 3, it is noted that there
is one transition namely, hx11;1; x13i : s16, that reflects a change in
behaviour after fault because the corresponding transition in the
normal condition is hx01;1; x02i : s06, where x01jSm ¼ x11jSm ¼ 10,
rs06 ¼ rs16 ¼ 1 but x02jSm ¼ 00–x13jSm ¼ 01. All other
F1-transitions have an equivalent N-transition e.g., s01Es11 ; so they
cannot detect the fault.
Hence, a finite state machine can be designed to detect whether
the following happens: The circuit is in state x01 or equivalently, in
x11 (i.e., measured state variables are 10) following which at input
D-FF
Primary
input
Clock
D-FF
1v
2v
Stuck at 1
A
1v
2v
2v
3v
1v
2v
3v
1v
2v
3v
1v
2v
1 2v v
1 2v v
2 1 2 1 2v v v v v
3v
1 1 2 2 3v v v v v
Fig. 2. A simple sequential circuit with a s-a-1 fault.
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NSF outputs
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S
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S
+
CUT
Output
function
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(OFB)
Primary
outputs
Fig. 1. Basic architecture of a sequential circuit with on-line tester (FN-detector).
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clock period become 01); this indicates the s-a-1 fault. We refer to
this machine as an FN-detector (fault versus normal condition
detector) and the transition(s), whose occurrences are used to
detect the faults, as FD-transitions (fault detecting transitions).
From the above observation, it appears that the FN-detector
needs to measure not only the NSF block outputs but also the state
flip-flop outputs. For example, for the CUT of Fig. 2, the FN-detector
may monitor v1;v2 in addition to the NSF block outputs vþ1 ;vþ2 and
the input v3. If the input vector hv1;v2;v3;vþ1 ;vþ2 i ¼ h10101i, then
the FN-detector can move to a fault indicating state; else, on
encountering h10100i (or any other don’t care pattern), it can loop
back to the same state.
In a typical VLSI circuit, however, the number of state variables
can be quite high. It will, therefore, be worthwhile to contain the
number of inputs to the FN-detector circuit. We can indeed do so
by letting the FN-detector measure (monitor) only the NSF outputs
and permitting the detection of an FD-transition to be a two stepprocess needing two clock periods. In the first clock period, the
FN-detector checks whether the CUT is going to be in the initial
state of the FD-transition and if it happens, then in the next clock
period, the FN-detector examines whether the primary input and
the NSF block output match, respectively the input and the final
state of the FD-transition. Obviously, both the steps can be accom-
plished by monitoring only the NSF block outputs. It is to be noted
that the mechanism sill permits the FN-detector to proceed in step
with the CUT, both being driven by the same clock edge. The basic
schematic of the FN-detector vis-a-vis the CUT is shown in Fig. 1.
The process of FN-detector construction from FD-transition is first
illustrated for the CUT of Fig. 2 and then generalized.
The state transition diagram of the FN-detector of the circuit’s
DES model, shown in Fig. 3, is given in Fig. 4. This FN-detector is
designed to detect the occurrence of the FD-transition
hx11;1; x13i : s16. The FN-detector starts from the initial state z0. It
reaches state z1 by the transition labelled t2 when the CUT moves
to the state x11 ¼ initialðs16Þ, that is, when the measured NSF block
x01
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x13
01
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Fig. 3. A DES model for the circuit (of Fig. 2).
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Fig. 4. The FN-detector for the DES model of the circuit with a s-a-1 fault (Fig. 3).
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variable v3 is a don’t care because the FN-detector depends only on
the next state of the CUT to reach z1. If the CUT is going to be in a
state other than x11, (or x01), then the self-loop transition t1 occurs.
Thus, the FN-detector assumes the state z1 simultaneously with the
CUT assuming the state x11 (or x01). The transition t3 from the state
z1 corresponds to the fact that the FD-transition s16 is going to
occur in the CUT in the next clock edge because the NSF block out-
puts vþ1 ¼ 0 and vþ2 ¼ 1 and the input variable v3 ¼ 1, as given by
the 3-tuple hvþ1 vþ2 v3i ¼ h011i. Thus, the transition t3 leads the FN-
detector to the final state zf yielding output 1 indicating that the s-
a-1 fault has occurred at the fanout branch marked A. If such an
input-next state combination is not found in the state z1, then
the FN-detector moves back to the initial state by the transition
t4. Once the final state zf is reached, the FN-detector remains inthat state forever maintaining the output as 1 since the faults are
assumed to be permanent.
Now, we formally characterize the FD-transitions and the FN-
detector.
Definition 5 (FD-transition). An Fi-G-transition sik ¼ hxsik ;rsik ; xþsik i
is an FD-transition, for fault Fi (denoted as FDi), if there is a normal-
G-transition s0l ¼ hxs0l ;rs0l ; xþs0l i such that xs0l Exsik ;rs0l jIm ¼ rsik jIm
and not xþs0l Ex
þ
sik . The set of all FDi-transitions is denoted as IFDi . The
set of all FD-transitions for all faults is denoted as IFD.
Let IFDi ¼ fsi1; si2; . . . ; silg, where, 1 6 j 6 l; sij ¼ hxsij ;rsij ; xþsij i.
The FN-detector is driven by the same clock edge as the CUT. In
general, there are three types of states in any FN-detector  an
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final state zf . The initial state z0 keeps track of the next G-state by
monitoring the outputs of the NSF block vþ1 ;vþ2 ; . . . ;vþk . The input
variables vkþ1;vkþ2; . . . ;vn are don’t cares for the transitions ema-
nating from z0. Whenever the CUT is going to be in any state
xsij jSm , for some sij 2 IFDi , at the next clock edge, the FN-detector
moves to an intermediary state zj. Thus, there is a transition from
z0 to zj (for sij), labeled with the values of the measurable state
variables corresponding to xsij jSm ; the outputs associated with all
these transitions from z0 are 0. In the state zj, the FN-detector keeps
track of those outputs of the NSF block vþ1 ;vþ2 ; . . . ;vþk which are in
Sm and inputs from vkþ1;vkþ2; . . . ;vn which are in Im. If the input
pattern matches with rsij jIm and the NSF block output pattern
matches with xþsij jSm , then the FN-detector moves to the final state
zf yielding an output 1; else it moves back to z0. Thus, there is a
transition from zj to zf (for sij), labeled with the values of the mea-
surable state variables corresponding to the state xþsij and the mea-
surable values of the input variables corresponding to rsij . The set of
FN-detector states, therefore, is given by Z ¼ fz0; z1; z2; . . . ; zl; zf g,
where z1; z2; . . . ; zl correspond to the initial states of the FDi-
transitions. In a similar way FD-transitions of all other faults need
to be incorporated in the FN-detector by associating intermediary
states with each transition. It is possible to merge two intermediary
states zj and zn into a single one if the corresponding FD-transitions
sij ¼ hxsij ;rsij ; xþsij i and spn ¼ hxspn ;rspn ; xþspn i are such that
xsij jSm ¼ xspn jSm .
Thus, the FN-detector is a finite state machine given by the six-
tuple GZ ¼ hZ; z0;RZ ; dZ ;YZ ; zf i where Z is the set of states, z0 is the
initial state, RZ ¼ Xm  Rmis the input alphabet, dZ is the transition
function, YZ is the output function and zf is the final state. Here,
dZ : Z  RZ ! Z and YZ : Z  RZ ! f0;1g.3.2.1. FN-detector under measurement limitation
Let us now examine the feasibility of an FN-detector under mea-
surement limitation Sm ¼ fv2g and Im ¼ fv3g. In this case, the tran-
sition s16 ¼ hx11;1; x13i is an FD1-transition because there is a
normal-G-transition namely, s06 ¼ hx01;1; x02i such that
x01jSm ¼ x11jSm ¼ 0, rs06 jIm ¼ rs16 jIm ¼ 1 and x02jSm–x13jSm because
x02jSm ¼ 0 and x13jSm ¼ 1.
Interestingly, however, s16 cannot detect the fault F1 in an
FN-detector as explained below. Suppose we proceed to construct
an FN-detector as follows. Since s16 is measured as
hx11jSm ;v3jIm ; x13jSmi ¼ hv2;v3;vþ2 i ¼ h0;1;1i, on detecting vþ2 to be
0, the FN-detector would go to an intermediate state. Following
that, if the input v3 is measured to be 1, and vþ2 is measured as
1, then the final state of the FN-detector is visited indicating fault
F1. However, the transition s02 ¼ hx02;1; x03i will also be measured
as h0;1;1i; in other words, s02 is measurement equivalent to s16.
Thus, under the measurement limitation being considered, the
FN-detector cannot detect the fault. So, we may say that s16 no
longer remains so under measurement limitation Sm ¼ fv2g and
Im ¼ fv3g. Let us now examine the feasibility of an FN-detector
under another measurement limitation Sm ¼ fv1;v2g and Im ¼ fg,
i.e., input v3 is not tapped. In this case, the transition
s16 ¼ hx11;1; x13i is an FD1-transition because there is a normal-G-
transition namely, s06 ¼ hx01;1; x02i such that x01jSm ¼ x11jSm ¼ 10,
rs06 jIm ¼ rs16 jIm ¼ / and x02jSm–x13jSm because x02jSm ¼ 00 and
x13jSm ¼ 01. Interestingly, unlike measurement restriction for
v1; s16 (measurement restriction for v3) can detect the fault F1 in
an FN-detector as explained below. Suppose we proceed to con-
struct an FN-detector as follows. Since s16 is measured as
hx11jSm ;v3jIm ; x13jSmi ¼ hv1v2;/;v11vþ2 i ¼ h10;/;01i, on detecting
vþ1 vþ2 to be 10, the FN-detector would go to an intermediate state.Following that, if vþ1 vþ2 is measured as 01, then the final state of the
FN-detector is visited indicating fault F1. It may be noted that in the
normal sub-machine (Fig. 3) there is no transition which is
measured as h10;/;01i, thereby successfully completing the
FN-detector construction. So, in this case of measurement limita-
tion, the FN-detector capable of detecting the fault. In other words,
we may say that s16 remains an FD1-transition under measurement
limitation Sm ¼ fv1v2g and Im ¼ fg.
Thus, it may be concluded that for some measurement limita-
tion, certain FDi-transition (under full measurement) become
non-FDi-transition. Before we proceed to the next section we
formally define FD-transition under measurement limitation Im
and Sm.
Definition 6. FDi-transition under Im and Sm An Fi-G-transition
sij ¼ hxsij ;rsij ; xþsij i is an FDi-transition under Im and Sm, if there is a
normal-G-transition s0l ¼ hxs0l ;rs0l ; xþs0l i such that xs0l Exsij ;
rs0l jIm ¼ rsij jIm and not xþs0l Ex
þ
sij . Further, there should not be any
normal-G-transition s0m ¼ hxs0m ;rs0m ; xþs0m i such that
xs0mExsij ;rs0m jIm ¼ rsij jIm and xþs0mExþsij . The set of all FDi-transitions
for fault Fi under Im and Sm is denoted as IFDi jIm ;Sm .
The inherent problem of constructing the FN-detector from the
DES model is that the method becomes prohibitively complex even
for simple VLSI circuits because the explicit DES model of a circuit
is exponential in number of flip-flops in the circuit. In the next
section, we propose a scheme which is capable of detecting the
FD-transitions (with measurement limitation) directly from the
circuit description without the need of the explicit DES model
and therefore, can be applied to fairly complex circuits.
4. Efficient construction of FN-detector
The NSF block is a combinational circuit with two types of
inputs namely, the Primary Inputs (PI) I and the secondary inputs
S (which are feedback from the flip-flop outputs). The NSF block
outputs, denoted collectively as Sþ, determine the next state.
The NSF block can be described by the tuple S ¼ hRS; Sþi, where
RS ¼ X  Ris the alphabet of input symbols (patterns) and
Sþ ¼ fvþ1 ;vþ2 ; . . . ;vþk g is the set of outputs lines. For each
vþi 2 Sþ;1 6 i 6 k;vþi : RS ! f0;1g. Thus, an NSF output line vþi
also designates the switching function realized on this line.
An input combination rs 2 Rs is a mapping from
V ¼ fv1;v2; . . . ;vk; . . . ;vng to f0;1g represented as an n-tuple
hrsðv1Þ;rsðv2Þ; . . . ;rsðvkÞ;rsðvkþ1Þ; . . . ;rsðvnÞi, where the first k
members constitute a k-tuple of secondary inputs and the remain-
ing ðn kÞ members constitute an ðn kÞ-tuple of primary inputs.
Let Sþi ¼ fvþi1;vþi2; . . . ;vþikg denote the output maps represented
by the NSF block under fault Fi; similarly let
Sþ0 ¼ fvþ01;vþ02; . . . ; vþ0kg denote the output maps represented by
the NSF block under normal condition. If we speak of the NSF block
without the context of faults (i.e., only in the normal condition),
then Sþ ¼ fvþ1 ;vþ2 ; . . . ;vþk g denote its outputs. An FDi-transition
sim ¼ hxsim ;rsim ; xþsim i can be determined from the NSF block netlist
description in the following manner:
For the given stuck-at fault Fi, determine a value of the input
combination of the NSF block i.e., rs 2 Rs which sensitizes the fault
and propagates the effect through the NSF block in at least one of
its outputs, i.e., 9j;1 6 j 6 k;vþij ðrsÞ–vþ0jðrsÞ. As the secondary
inputs of the NSF block are the outputs of the state flip-flops, a sec-
ondary input pattern denotes the current state from where there is
an FD-transition. Hence, the first k-tuple of rs ¼ initialðsimÞ ¼ xsim .
v1
v2
1 0
1
01
0
10
v2
02 1 2 1 2v v v v v
Fig. 5. OBDD for the function vþ02 (circuit shown in Fig. 2).
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The output of the NSF block (with fault Fi) corresponding to the
input rs gives finalðsimÞ ¼ xþsim as hvþi1ðrsÞ;vþi2ðrsÞ; . . . ; vþikðrsÞi. To
determine the set IFDi , all possible values of rs are to be deter-
mined such that 9j;1 6 j 6 k;vþij ðrsÞ–vþ0jðrsÞ.
Now we study FD-transitions under measurement limitation.
Given IFDi , subject to measurement limitation Im and Sm, some of
the FDi-transitions may not remain so. An input combination
rs 2 Rs under Im; Sm is represented as an n-tuple
hrsðv1Þ;rsðv2Þ; . . . ;rsðvkÞ;rsðvkþ1Þ; . . . ;rsðvnÞi, where rsðv iÞ is d
(don’t care), if v i R Sm [ Im. For example,
hd;rsðv2Þ; . . . ;rsðvkÞ; d; . . . ;rsðvnÞi represents the input combina-
tion when v1 R Sm and vkþ1 R Im, i.e., NSF block output lines vþ1
and vþkþ1 are not measured. The input combination rs 2 Rs under
Im; Sm represents a set of input combinations (under full measure-
ment) which are obtained by replacing each d with 0 and 1. For
example, if rs ¼ hd;rsðv2Þ; . . . ;rsðvkÞ; d; . . . ;rsðvnÞi under v1 R Sm
and vkþ1 R Im, then rsjIm ;Sm ¼ fh0;rsðv2Þ; . . . ;rsðvkÞ; 0; . . . ;rsðvnÞi;
h0;rsðv2Þ; . . . ;rsðvkÞ;1; . . . ;rsðvnÞi; h1;rsðv2Þ; . . . ;rsðvkÞ;0; . . . ; rs
ðvnÞi; h1;rsðv2Þ; . . . ;rsðvkÞ;1; . . . ;rsðvnÞig.
An FDi-transition sim ¼ hxsim ;rsim ; xþsim i remains so under Im and
Sm if
 Fault propagation is through a measured NSF output line: If rs
(here xsim  rsim ) sensitizes the fault and propagates the effect
through the NSF block in at least one of its measured outputs,
i.e., 9j;1 6 j 6 k;vþij ðrsÞ–vþ0jðrsÞ ^ v j 2 Sm.
 Under measurement limitation sim does not become equivalent
to any N-transition: :9 N-transition s0l ¼ hxs0l ;rs0l ; xþs0l i, such
that 9ðxs0l  rs0l Þ 2 rsjIm ;Sm and vþ0jðxs0l  rs0l Þ ¼ vþij ðrsÞ;8v j 2 Sm.
For example, s16 ¼ hx11;1; x13i (Fig. 2) is an FD-transition. Here,
xs16 ¼ x11 ¼ 10;rs16 ¼ 1; xþs16 ¼ x13 ¼ 01. Also, input combination is
rs  hrsðv1Þ;rsðv2Þ;rsðv3Þi ¼ x11  1 ¼ 101. If Sm ¼ fv1;v2g and
Im ¼ fg, then input combination set rsjIm ;Sm  101jv3 is
10d ¼ f100;101g. Here, vþ01ð100Þ ¼ vþ11ð101Þ ¼ 0 but
vþ02ð100Þ ¼ 0–vþ12ð101Þ ¼ 1. Similarly, vþ01ð101Þ ¼ vþ11ð101Þ ¼ 0
but vþ02ð101Þ ¼ 0–vþ12ð101Þ ¼ 1. So s16 ¼ hx11;1; x13i remains an
FD1-transition even under Sm ¼ fv1;v2g and Im ¼ fg. Now let us
consider measurement imitation Sm ¼ fv2g and Im ¼ fv3g; input
combination set rsjIm ;Sm  101jv1 is d01 ¼ f001;101g. Here,
vþ01ð001Þ ¼ vþ11ð101Þ ¼ 0 and vþ02ð001Þ ¼ vþ12ð101Þ ¼ 1. So
s16 ¼ hx11;1; x13i does not remain an FD1-transition under
Sm ¼ fv2g and Im ¼ fv3g. The same conclusion was arrived at in
Section 3.2.1.
Given a netlist description of the NSF block of the circuit, the set
of FD-transitions under Im and Sm can be determined in the follow-
ing manner:
1. Simulate the NSF block under normal condition to determine
the output response for all input combinations.
2. Insert the stuck-at fault at the proper point in the NSF.
3. Simulate the NSF block with fault for all possible input
combinations.
4. Determine all possible values of inputs such that the output is
different under fault and normal condition; the corresponding
transitions are FD-transitions under full measurement (also
called test patterns in off-line test terminology [22]).
5. For each FD-transition check if it remains so, under Im and Sm.
6. Repeat steps (1) to (5) for all possible s-a faults.
Step (1) through Step (4) basically involve determining all possible
values of input combination for the NSF block that sensitize thefault and propagate its effect through at least one NSF block output;
this is called exhaustive TP generation [22]. Exhaustive TP genera-
tion is a computationally hard problem. Further, to determine
whether a test pattern under full measurement remains so, even
under a given measurement limitation requires Oð2kÞ, where
k ¼ n ðjSmj þ jImjÞ, times analysis of the normal circuit. In other
words, a test pattern under full measurement represents a set of
patterns under measurement limitation, which are obtained by
replacing each unmeasurable input by 0 and 1 (Oð2kÞ in number).
So, like exhaustive test pattern generation procedure, this process
of checking test patterns under measurement limitation also
involves exponential complexity. Hence, we require optimized
techniques for this problem.
The subsections that follow provide the details of these opti-
mization steps. In essence, these optimizations result by represent-
ing the NSF outputs as Ordered Binary Decision Diagrams (OBDDs)
[42] and devising processing steps to work on these OBDD
representations.4.1. Exhaustive TP generation for the NSF block under full
measurement
In this section we discuss the procedure for exhaustive TP gen-
eration for a fault Fi for a given output line of the NSF block (under
full measurement). Without compromising fault detection capabil-
ity, we assume that even if Fi is manifested at more than one NSF
output line, any one of these lines can be used for its detection.
Given an NSF block output vþj and a fault Fi, two OBDDs are gener-
ated for the Boolean functions vþ0j and v
þ
ij , the former for the nor-
mal condition and the latter under Fi. The two OBDDs are XORed
and the exhaustive set of input test vectors for Fi (that is, the
exhaustive set of TPs) is the result of ‘‘satisfy-all” operation on
the resulting XORed OBDD because all paths leading to 1 in the
XORed OBDD represent the exhaustive set of input patterns for
which the output under normal condition is different from that
under the fault. The output response vþij ;1 6 j 6 k, for the fault
Fi, for the given set of input test vectors, can be easily obtained
form the OBDD for vþij by applying the test patterns; this process
can go hand in hand as the test patterns are obtained. Let us now
illustrate this procedure for the s-a-1 fault, termed as F1, at the fan-
out net marked A in the circuit shown in Fig. 2. In this example, we
illustrate the OBDD with the ordering v1  v2  v3. Fig. 5 repre-
sents the OBDD for the Boolean function vþ02 ¼ v1v2 þ v1 v2.
Fig. 6 represents the OBDD for the Boolean function of
vþ12 ¼ v1v2v3 þ v1v3 þ v1 v2. Fig. 7 represents the OBDD corre-
sponding to vþ02  vþ12 obtained by XORing the normal OBDD and
the F1-OBDD illustrated in Figs. 5 and 6, respectively. The exhaus-
tive set of input patterns to test the fault F1 is obtained using the
v1
v2 v2
v3
01
1 0
1
0 0
1 0
1
v12+=v 1v2v3+v 1v3+v 1v2
Fig. 6. OBDD for the function vþ12 (circuit shown in Fig. 2).
v1
1 0
1
0
Normal OBDD XOR OBDD under F 1
Satisfy-all v2
v3
0
1
1
0
Fig. 7. XOR of the vþ02 and vþ12 OBDD (circuit shown in Fig. 2).
3 In terms of VLSI testing the sub-circuit that is in the transitive fanins of an (NSF)
output, vþ say, is called the ‘‘sub-circuit in the cone of influence of vþ” [22].
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fhv1 ¼ 1;v2 ¼ 0;v3 ¼ 1ig, which corresponds to the single path
from the root node (v1) of the XORed OBDD to the leaf node 1.
The output response under fault (F1) for this input test pattern
can be easily determined using the F1-OBDD shown in Fig. 6 as
vþ12 ¼ 1. Thus, for the given fault F1 and the NSF block output vþ2 ,
the exhaustive TP set corresponding to the tuple hv1v2v3i is given
by fh101ig. The output for fh101ig corresponding to the tuple
hvþ1 vþ2 i is fhd1ig. Thus the FD transition set for fault F1 and the
NSF block output vþ2 is fh10;1; d1ig.
FD-transitions determined by the procedure discussed in the
last paragraph detects a fault by monitoring its manifestation at
one NSF block output. However, it may happen that for a given
TP, Fi is manifested at one output line (say vþ1 ) of the NSF block
and for another TP, Fi is manifested at some other output line
(say vþ2 ). While generating the exhaustive FD-transitions for the
output vþ1 , we ignore the FD-transitions which may lead to mani-
festation of F1 through vþ2 . Ignoring these FD-transitions corre-
sponding to vþ2 may lead to rise in detection latency because
they may include some input combinations which are not covered
in the FD-transitions for vþ1 . To address this problem, therefore, the
exhaustive FD-transition sets are generated for each NSF output
and for each Fi, which are then used for designing an FN-detector
for the entire NSF block. Let s jim ¼ hx jsim ;r jsim ; xþjsim i denote the mthFD-transition for the fault Fi determined at the NSF block output
vþj . The values of state variables in x
j
sim are don’t care values for
members of Sþ whose corresponding members in S do not fall
under the cone of influence3 of the NSF block output (vþj ) being con-
sidered. Further, as the values of the variables corresponding to x jsim
conjoined with r jsim are determined using OBDD (based XOR opera-
tion), even some of these variables that fall in the cone of influence
of vþj may be don’t cares. Also, only one variable in x
þj
sim , namely, v
þ
j ,
that corresponds to the NSF block output through which the fault
manifestation is monitored has a Boolean value of 0 or 1; rest are
don’t cares.
Once the exhaustive set of FD-transitions are generated for each
fault, we check whether the FD-transitions remains so under a
given measurement limitation.
4.2. Determination of FD-transitions under measurement limitation
Consider an FD-transition s jim ¼ hx jsim ;r jsim ; xþjsim i for the fault Fi
determined at the NSF block output vþj . Now we discuss the proce-
dure to check if s jim ¼ hx jsim ;r jsim ; xþjsim i remains an FDi-transition
under measurement limitation Im and Sm, using OBDDs. Obviously,
only those NSF bock outputs are considered whose corresponding
v j 2 Sm (i.e., are measurable). In other words, all FD transitions
where fault manifestation is only through NSF outputs which are
unmeasurable, can be directly dropped. So in this case, if v j is mea-
surable (i.e., v j 2 Sm) then we proceed for further verification steps.
Following that we determine the value of NSF output (vþj ) under
faulty condition for input r jsm ¼ x jsim  r jsim by tracing the path in
the OBDD (representing output function for vþij ) corresponding to
values of the variables in r jsm; let the value be val jim 2 0;1. Now,
for each input combination under measurement limitation Im; Sm
i.e., rs 2 r jsmjIm ;Sm , we need to determine the value of NSF output
(vþj ) under normal condition for input rs by tracing the path in
the OBDD (representing output function for vþ0j) corresponding to
values of the variables in rs; let the value be val j0rs 2 0;1. If
val j0rs–val
j
im, for all rs, then s
j
im remains an FDi-transition under
measurement limitation Im and Sm. Alternatively, if val j0rs ¼ val
j
im
for some input condition rs 2 r jsmjIm ;Sm , then for that rs, the corre-
sponding NSF output vþj gives same value both in normal and
faulty case; s jim does not remain an FDi-transition under measure-
ment limitation.
Now we will illustrate the concept with the fault s-a-1 in line A
(of Fig. 2, whose DES model is shown in Fig. 3) for measurement
limitation (i) Im ¼ fg and Sm ¼ fv1;v2g (ii) Im ¼ fv3g and
Sm ¼ fv2g. The FD1 transition is s216 ¼ h10;1; d1i corresponding to
NSF output v2. Here, r2s6 ¼ 10 1. If we traverse the OBDD for
vþ12 (for the fault, shown in Fig. 6) for the input combination 101
we have val216 ¼ 1. For Im ¼ fg and Sm ¼ fv1;v2g;
rs 2 r2s6jIm ;Sm ¼ f100;101g. From the OBDD for vþ02 (for the normal
circuit, shown in Fig. 5), we have val20rs ¼ 0 for both the input com-
binations of rs ¼ 100 and 101, which is not equal to val216 ¼ 1. So
h10;1; d1i remains an FD1 transition.
For Im ¼ fv3g and Sm ¼ fv2g;rs 2 r216jIm ;Sm ¼ f001;101g. From
the OBDD for vþ02, we have val
2
0rs ¼ 1 for combination rs ¼ 001
which is equal to val216 ¼ 1. So h10;1; d1i does not remain an FD1
transition.j j
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FD-transition under measurement limitation Im; Sm requires expo-
nential number (with respect to unmeasurable lines) of checks in
the normal OBDD. However, using OBDD we can perform this step
efficiently as discussed below. In the OBDD representing the NSF
output corresponding to vþj , under normal condition, the following
steps are required.
1. If vk 2 Sm [ Im and r jsmðvkÞ ¼ 0 ðor 1Þ then in the node of the
OBDD corresponding to vk, eliminate the edge corresponding
to 1 (or 0).
2. Delete all edges and nodes unreachable from the root after
elimination of the edge.
3. Repeat step 1 and 2 for all vk 2 Sm [ Im.
4. In the resultant OBDD if there is a path from root to leaf whose
value is same as that of the corresponding faulty OBDD for input
combination r jsm then s jim does not remain an FDi-transition
under measurement limitation; else it remains an FDi-
transition.
In simple words, given an FDi-transition, we first replace all the
variables of the input combination with d which are unmeasurable.v1
v2
1 0
1
0
0
0
v2
Fig. 8. OBDD for vþ02 after edges and nodes for FD-transition h10;1;d1i being
eliminated for Im ¼ fv3g and Sm ¼ fv2g.
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and NSF output v2
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Fig. 9. The FN-detector for FD-transition s16 undNow, in the normal OBDD, given a variable of the input combina-
tion, we determine the corresponding nodes and keep the edge rep-
resenting 0 or the edge representing 1 or both the edges, if the value
of the variable is 0 or 1 or d, respectively. This process is repeated
for all variables of the input combination. In the resultant OBDD,
if there is a path to a leaf node whose value is same as that of the
faulty OBDD for the input combination of the given FDi-transition,
then it does not remain an FDi-transition under the given measure-
ment limitation.
Let us consider the same s-a-1 fault (of Fig. 2, whose DES model
is shown in Fig. 3) for measurement limitation Im ¼ fv3g and
Sm ¼ fv2g. The FD1 transition in this case is s216 ¼ h10;1; d1i corre-
sponding to NSF output v2. As already discussed, val216 ¼ 1. In the
normal OBDD (Fig. 5), as v1: 2 Sm we retain both the edges for
the variable v1. As v2 2 Sm and value in the FD-transition is 0, we
eliminate the edges corresponding to 1 in the nodes for v2. Finally,
as v3 2 Im and value in the FD-transition is 1, we need to eliminate
the edges corresponding to 0 in the nodes for v3; however, this
need not be done as the nodes for v3 are redundant and already
eliminated by the OBDD construction. Fig. 8 shows the normal
OBDD for vþ02 after edges and nodes for FD-transition h10;1; d1i
are eliminated for Im ¼ fv3g and Sm ¼ fv2g. It may be noted that
there is path from the root node to leaf node with value 1, which
is same as in the faulty OBDD (Fig. 6) for input combination
h101i. So h10;1; d1i does not remain an FD1 transition. In a similar
way, it can be shown that s216 remains FD1-transition under mea-
surement limitation Im ¼ fg, Sm ¼ fv1;v2g. The FN-detector com-
prising FD1-transition s216 ¼ h10;1; d1i under measurement
limitation Im ¼ fg and Sm ¼ fv1;v2g for NSF output vþ2 is shown
in Fig. 9.
4.3. Complexity of FN-detector construction for the circuit under test
As discussed in Sub-Section 3.2, the construction of the FN-
detector involves the following broad steps for each FD-transition
– (i) create an initial state (z0), if not already there; (ii) create a final
state (zf ), if not already there; (iii) create an intermediate state zi;
(iv) add two transitions, one is from z0 to zi and another from zi to
z0 ; (v) add a transition from zi to zf . As these steps involve constantzf
<all cases/1>
<d1d/1>
tion Im={} and Sm={v1,v2}
t5
Output
Final
state
Enabling condition
(measurement limitation + NSF output v2
+
)
<output of NSF block- input variables>
<xv2
+
d>
er Im ¼ fg; Sm ¼ fv1;v2g and NSF output vþ2 .
Table 2
Number of primary inputs: circuit verses it’s largest and smallest cones.
Circuit
name
# Primary
inputs
Cone level
# Primary inputs for
largest cone
# Primary inputs for
smallest cone
S27 4 3 2
S386 7 6 3
S510 19 15 8
S9234 19 13 10
S15850 14 11 7
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same order as that of the generation of FD-transitions. However,
generation of FD-transitions for a CUT takes significant amount of
time. In summary, the complexity of construction of FN-detector
mainly depends on the complexity of generation of all FD-
transitions for the CUT. The steps along with their time complexity
for generation of FD-transitions for a fault Fi through the NSF block
output vþj are as follows.
 Generate OBDD, BN , for the expression vþj under normal condi-
tion. The time complexity to generate BN is OðjBNj:logðjBNjÞÞ,
where jBNj is the size of the BN [42,47]. Again, the size of the
OBDD depends on the variable ordering. The variable ordering
makes a significant difference to the size of the OBDD. In
best case, the size of the OBDD grows linearly with the number
of variables and in worst case it grows exponentially with
the number of variables. This implies that, for
BN;OðnÞ 6 jBNj 6 Oð2nÞ, where n is the number of input variables
of the CUT (NSF in this case). Thus, the lower bound and upper
bound time complexities for generation of BN are Oðn:logðnÞÞ
and Oð2nÞ, respectively.
 Generate OBDD, BFi , for the expression vþij i.e., OBDD for NSF
output vþj under a stuck-at fault Fi. The time complexity of gen-
eration of BFi is same as that of BN because jBNj  jBFi j.
 Perform XOR operation between BN and BFi and generate
XOR-OBDD (say BXOR). The time complexity of performing
XOR-operation is OðjBNj:jBFi jÞ [42,47].
 Generate FD-transitions under full measurement by applying
satisfy-all operation to the XOR-OBDD. The time complexity of
satisfy-all operation on BXOR is OðjBXORj:jIFDi jÞ, where jBXORj is
the size of BXOR and jIFDi j is number of FD-transitions for the
fault Fi.
 Determine the FD-transitions which remain so under the given
measurement limitation. This can be accomplished by modify-
ing the normal OBDD BN . The modification is performed by
traversing all the nodes of BN (in the worst case) and removing
some of its edges. The time required to do the same is OðjBNjÞ
[48]. Finally, the modified normal OBDD BN , is compared with
the faulty OBDD BFi , which involves complexity of the
OðjBNj:jBFi jÞ.
 Thus, the total time complexity to generate FD-transitions for a
fault Fi is OðjBNj:logðjBNjÞ þ jBFi j:logðjBFi jÞ þ jBNj:jBFi jþ
jBXORj:jIFDi j þ jBNjþ jBNj:jBFi jÞ  OðjBNj:jBFi jÞ.
The above steps are repeated twice for all lines of the CUT
because each line has two type of faults-stuck-at-0 and stuck-at-
1. If a circuit has total nl number of lines, then the above OBDD
based operations are repeated 2nl times in order to generate all
the FD-transitions under a given measurement limitation. Thus,
the total time complexity is Oðnl:jBNj:jBFi jÞ. However, practically
the complexity is much lower than the worst case upper bound
mentioned above. This is due to fault collapsing, which signifi-
cantly decreases the number of stuck-at faults by taking a single
fault to represent a group of faults that have the same effect on
the circuit. Table 1 shows the effect of fault collapsing on different
ISCAS 89 benchmark circuits [49]. From the table it may be notedTable 1
Effect of fault collapsing.
Circuit name # of initial faults (¼ 2nl) # of faults after collapsing
S386 772 384
S510 1020 564
S5378 10756 4603
S9234 18468 6927
S15850 31700 11727that due to fault collapsing there is more than 50% reduction in
the number of faults that need to be really considered.
In the worst case scenario the complexity of generation of the
exhaustive set of FD-transitions for a circuit is exponential with
respect to the number of primary inputs of CUT because
Oðn2Þ 6 jBNj:jBFi j 6 Oð2nÞ. Since, at a time we generate FD-
transitions for a fault through an individual NSF block output, thus,
the complexity reduces to the number of primary inputs belonging
to that NSF block output. The number of primary inputs belonging
to individual NSF block output of a circuit can be determined using
cones of influence [35]. A cone is a sub-circuit of an NSF block out-
put, which contains all gates, nets and inputs that are transitive
fan-ins of the output. Table 2 shows the information about the
number of primary inputs of different ISCAS 89 benchmark circuits
and their largest and smallest cones. It can be observed from the
table that the number of primary inputs belonging to a cone is
lower than the number of primary inputs of the original circuit.
So the practical time complexity of generation of FD-transitions
and finally the construction of FN-detector is much less than the
value determined formally above.5. Implementation and experimental evaluation
The technique discussed in Sections 3 and 4 was used to design
a tool ‘‘ML-OLT”, which generates an FN-detector (in Verilog RTL)
given a digital sequential circuit (in netlist format). The Verilog
code can be synthesized using any standard synthesis tool, design
library and user defined constraints. Results regarding detection
latency, fault coverage and area overhead for different measure-
ment limitations are discussed in this section.5.1. Tradeoffs in FN-detector design: detection latency, fault coverage,
measurement limitation and area overhead
The fault detection capability of an FN-detector can be
expressed in terms of two parameters namely, fault coverage and
detection latency. The former deals with coverage of all possible
faults conforming to the single s-a fault model. Detection latency
implies the number of times a fault is manifested at some output
of the NSF block due to occurrence of an FD-transition at NSF input,
however, is not detected because that FD-transition is not consid-
ered in the FN-detector due to measurement limitation. Detection
latency may increase due to two factors namely, (i) some FD-
transitions may be kept out of the purview of the FN-detector or
(ii) measurement limitation, which in turn eliminates some FD-
transitions. Thus, in the case where all FD-transitions are captured
in the FN-detector, any fault is captured immediately after it causes
the first measurable behavioral difference; thus the detection
latency is zero. Clearly, if some of the FD-transitions are dropped
in the construction of the FN-detector, then the detection latency
may increase. This is because the FD-transitions that are not taken
in the FN-detector may occur before the FD-transitions that are
taken.
1484 P.K. Biswal et al. / Engineering Science and Technology, an International Journal 19 (2016) 1473–1487In [35], the area overhead was reduced by eliminating some FD-
transitions. In the present work we will use measurement limita-
tion as a tradeoff factor to minimize area overhead by compromis-
ing detection latency and fault coverage. In [35], for most of the
cases (i.e., for the FD-transition set selected for the FN-detector)
all primary inputs and NSF block output lines had to be measured.
In the experimental results we will show that similar detection
latency, fault coverage and area overhead can be achieved by the
proposed scheme compared to [35], however, with reduction in
the lines to be measured.
The CAD tool ‘‘ML-OLT” was used to generate OLT circuits for
different ISCAS’89 benchmark circuits under various measurement
limitations. First we illustrate results (as graphs) for fault coverage,
detection latency and area overhead of the circuit s1488 under dif-
ferent combinations of measurement limitations. We have illus-
trated results where 1 or 2 lines are considered unmeasurable.
The following measures were used to determine the values of fault
coverage, detection latency and area overhead for a tester given a
measurement limitation.
 Detection Latency (DL): For a fault F1 (which is covered), let there
be nFD1 number of FD-transitions under full measurement.
After measurement limitation let nmlFD1 be the number of
FD-transitions that remain. Detection latency is
ðdnFD1=nmlFD1eÞ-1.
 Area overhead (AO): (Area of the FN-detector after synthesis)/
(Area of circuit under test after synthesis).
 Fault coverage (FC): We consider a fault to be covered if at least
one FD-transition of the fault remains in the FN-detector under
measurement limitation. Fault coverage = (number of faults
covered)/(number of faults in the circuit) ⁄ 100%.Detection Latency vs. Measu
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Fig. 10. Detection latency for s1488 versus different combinations
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Fig. 11. Area overhead for s1488 versus different combinations of5.2. Evaluation results: detection latency, fault coverage and area
overhead
Figs. 10–12 illustrate detection latency, area overhead and fault
coverage, respectively of s1488 versus different combinations of
measurement limitations of one and two input lines of NSF. Under
this case of one and two input lines being unmeasured, s1488 has
105 combinations of unmeasurable lines. In the graph, points in
the x-axis represent the line(s) not being measured; for example,
the first point V0 represents that input V0 is not measured
whereas V0 V1 represents that V0 and V1 are not measured. To
keep the markings of the x-axis legible we illustrate only 55 com-
binations. The following points may be noted:
 Fig. 10: Impact of not measuring different (single or double)
input lines may have different impact on detection latency. As
already discussed, making line(s) unmeasurable results in con-
verting some FD-transitions to non-FD-transitions which leads
to raise in detection latency. Broadly speaking, the input lines
whose transitive fanouts have more fault sites (i.e., gates) have
higher sensitivity to detection latency.
 Fig. 11: Lower the detection latency, higher the area overhead.
Higher detection latency implies that unmeasurable lines
resulted in converting more FD-transitions to non-FD-
transitions compared to a situation with lower detection
latency. Generally, speaking an FN-detector with less
FD-transitions involve less states resulting in lower area and
vive-versa. Same detection latency (due to different combina-
tions of unmeasured lines) may also result in different area
overheads. Detection latency implies that some FD-transitions
are not considered, however, it does not specify whichrement Limitation
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Fault Coverage versus Measurement Limitation
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Fig. 12. Fault coverage for s1488 versus different combinations of measurement limitations of one and two input lines of NSF.
Table 3
Area overhead (AO) for different combinations of measurement limitations, resulting detection latency (DL) and AO comparison with [35,34].
Circuit AO for different combinations of measurement limitations
Circuit No. of PI No. of flops-(Gate count) One line Two lines Three lines
Best case AO Worst case AO Best case AO Worst case AO Best case AO Worst case AO
S27 4 3-(10) AO:2.41 AO:2.99 AO:2.34 AO:2.66 AO:2.11 AO:2.51
DL:2 DL:1 DL:4 DL:1 DL:9 DL:2
AO[]:2.45 AO[]:2.99 AO[]:2.39 AO[]:2.99 AO[]:2.19 AO[]:2.45
S298 3 14-(119) AO:0.86 AO:1.36 AO:0.63 AO:1.34 AO:0.42 AO:1.32
DL:2 DL:1 DL:4 DL:1 DL:8 DL:1
AO[]:1.01 AO[]:1.88 AO[]:0.78 AO[]:1.88 AO[]:0.62 AO[]:1.88
S386 7 6-(118) AO:0.86 AO:1.38 AO:0.62 AO:1.25 AO:0.51 AO:1.13
DL:2 DL:1 DL:4 DL:1 DL:7 DL:1
AO[]:1.11 AO[]:1.80 AO[]:0.85 AO[]:1.80 AO[]:0.70 AO[]:1.80
S510 19 6-(211) AO:0.79 AO:1.2 AO:0.70 AO:1.1 AO:0.60 AO:1.0
DL:2 DL:1 DL:3 DL:1 DL:6 DL:1
AO[]:1.1 AO[]:1.75 AO[]:0.88 AO[]:1.75 AO[]:0.72 AO[]:1.75
S5378 35 179-(2779) AO:0.4 AO:0.98 AO:0.23 AO:0.98 AO:0.18 AO:0.97
DL:2 DL:1 DL:3 DL:1 DL:6 DL:1
AO[]:0.44 AO[]:0.98 AO[]:0.31 AO[]:0.98 AO[]:0.25 AO[]:0.98
S9234 19 228-(5597) AO:0.35 AO:0.99 AO:0.21 AO:0.97 AO:0.15 AO:0.97
DL:2 DL:1 DL:3 DL:1 DL:6 DL:1
AO[]:0.39 AO[]:0.99 AO[]:0.3 AO[]:0.99 AO[]:0.21 AO[]:0.99
S15850 14 597-(9772) AO:0.3 AO:0.99 AO:0.20 AO:0.99 AO:0.18 AO:0.98
DL:2 DL:1 DL:3 DL:1 DL:5 DL:1
AO[]:0.36 AO[]:0.99 AO[]:0.29 AO[]:0.99 AO[]:0.25 AO[]:0.99
P.K. Biswal et al. / Engineering Science and Technology, an International Journal 19 (2016) 1473–1487 1485FD-transitions. As circuit area does not only depend on the
number of minterms but also on the specific minterms and
don’t cares [50], same detection latency (same number of
FD-transitions) may also result in different area overheads.
 Fig. 12: All combinations have fairly good fault coverage. Good
fault coverage can be achieved because if at least one
FD-transition for the fault is present in the detector, the fault
is covered.
For some other ISACS benchmarks, we report in Table 3 the
worst (i.e., highest) and best (lowest) values of area overheads
for 1, 2 and 3 combinations of unmeasurable lines. The detection
latencies corresponding to those combinations (of measurement
limitation) are also reported. Following that, for each of these
detection latencies we determine area overhead for the online
tester. The table also compares area overhead of the proposed
scheme with the ones reported in [35,34] for similar detection
latencies. It may be noted that we have not explicitly reported
fault coverage because in all cases reported in the table, highcoverage could be achieved. We have mainly dealt with area
overhead and detection latency because they are the most sensi-
tive parameters.
Columns 1-3 provide information about the circuit. Columns 4,6
and 8 correspond to the lowest (best) area overhead obtained
among all combinations of 1, 2 and 3 unmeasured lines, respec-
tively. Columns 5,7 and 9 correspond to the (worst) highest area
overhead obtained among all combinations of 1, 2 and 3 unmea-
sured lines, respectively. Corresponding to each circuit (i.e., rows
4–10) we have reported values regarding, (i) AO: Area overhead
of the FN-detector for the corresponding combination of
unmeasured lines (ii) DL: detection latency due to the particular
combination of unmeasured lines and (iii) Area overhead for the
FN-detector designed using the scheme of [35,34] to achieve the
particular detection latency; given a detection latency these
schemes eliminate FD-transitions randomly such that the given
latency is maintained. For example, row 4-column 4, represents
the single input line in circuit s27 (NSF block), whose unmeasura-
bility gives the best area overhead. The first element ‘‘AO:2.41”
1486 P.K. Biswal et al. / Engineering Science and Technology, an International Journal 19 (2016) 1473–1487states that best case area overhead is 2.41 for the corresponding
single line being unmeasured. The second element ‘‘DL:2” states
that for the corresponding single line being unmeasured we get
detection latency as 2. The third element ‘‘AO[]:2.45” states that
for detection latency 2, the area overhead of the FN-detector
designed using the scheme [35,34] is 2.45. The following conclu-
sions can be derived.
 Trends are similar to the case of s1488.
 The ranges between best case area overhead and worst case
area overhead are fairly high. Different input lines have
different impact on transforming FD-transitions to non
FD-transitions. This range can be utilized as a design parameter
to tradeoff area overhead versus detection latency.
 For a given detection latency area overhead for the proposed
scheme is lower compared to that of [35,34]. The scheme of
[35,34] randomly eliminates FD-transitions while the proposed
scheme performs this elimination by not measuring some input
lines. Not measuring some input lines of the NSF implies that
they are not tapped by the FN-detector. This reduces the fanouts
of those input lines, resulting in less buffering (drivers) and
hence lower area.
6. Conclusion and discussion
The present paper proposed a DES based technique for OLT of
digital circuits with measurement limitation. The scheme illus-
trated how measurement imitation can be used as a tradeoff
parameter to minimize area overhead at the cost of detection
latency. Experimentally it was verified that measurement limita-
tion do not have high impact on fault coverage. Further, it was also
found that for a given detection latency, area overhead of the pro-
posed scheme is lower compared to other similar schemes
reported in the literature. Measurement limitation implies less
lines to be tapped by the tester from the CUT. This lowers the num-
ber of driving buffers, thereby resulting in lower area overheads.
Theoretically speaking, the methodology can design on-line
fault detectors for any digital circuit and any combination of mea-
surement limitations. The computational complexity of construct-
ing the on-line fault detector has been analyzed in this paper and
has been shown that the input size of the CUT has a major role
to play in the time required for the construction. So, the runtime
complexity of the CAD tool developed based on the current
methodology may reach impractical limits, typically for large cir-
cuits. This is because of the fact that in such cases generation of
OBDDs itself becomes too complex. To address the issue, we need
to enhance the scalability of the DES based OLT scheme.References
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